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It is over twenty years since subcircuits were rst used in circuit simulation as a means for
partitioning parts of an electronic system into identiable and reusable units. Throughout
this period the basic structure of the subcircuit has remained essentially the same. Current
developments in open source circuit simulator technology have demonstrated that by merging
circuit design algorithms with subcircuit component calculations a new dimension is added
to the role played by subcircuits in circuit simulation. This paper proposes the embedding
of equation-dened algorithms within a subcircuit for circuit design purposes prior to circuit
simulation. To illustrate the structure and operation of the new subcircuit extension the design
and simulation of an active band-pass lter is described and its performance reported with
data obtained from tests using the\Quite universal circuit simulator\ (Qucs).
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1. Introduction
The term \subcircuit" is the name given to a circuit partition that forms part of a
hierarchical representation of an electronic system. In most cases it represents either
a section of a circuit that performs a well dened function, such as amplication, or
it models an integrated circuit. By designing an electronic system using a mixture
of fundamental components and subcircuits, it becomes possible to encode a design
with a simplied circuit \netlist" that can be easily read by a circuit simulator, as
input data. In this context a subcircuit is essentially a wrapper that encloses a sec-
tion of a circuit. Pins attached to the wrapper connect specic internal subcircuit
nodes to other parts of an electronic system. In many respects there is a strong
analogy between hardware subcircuits and software subroutines, encouraging the
development of modular simulation models (Brinson and Faulkner 1994). The syn-
tax of typical rst generation subcircuits, especially the form made popular by
the SPICE 2g6 (Vladimirescu, Kaihe Zang, Newton, Pederson and Sangiovanni-
Vincentelli 1981) and 3f5 (Newton, Pederson and Sangiovanni-Vincentelli 1992)
circuit simulators, only allowed signal transmission from and to external circuits
via interface nodes. Except for voltage and current signals no other data were al-
lowed to be passed to or from a subcircuit. It is also worth noting that in most
instances subcircuit component values were only dened by numeric quantities. In
particular, facilities for calculating component values from algebraic expressions
were not implemented. Today, this is considered an unnecessary limitation which
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has been addressed through the addition of simulator netlist extensions to the ba-
sic subcircuit syntax (MicroSim Corporation 1984). However, at this time there
appears to be no universal standardization of the format for passing subcircuit
parameters, although the use of a simulator preprocessor for determining subcir-
cuit component values from passed parameters has become a popular technique
among current circuit simulators (Schmidt 2010). Parameters have also been suc-
cessfully employed as input data to simulator specic extensions, such as Laplace
(MicroSim Corporation 1984) and control system (Margraf et al. 2003 ) transfer
function blocks. Recent trends in circuit simulation indicate a growing interest in
subcircuit parameters and similar simulator technology improvements (Nagal and
McAndrew 2009, Allabouteda 2010). This paper introduces an extension to con-
ventional circuit simulator subcircuit technology which merges circuit design with
subcircuit functionality, adding a new dimension to the role played by subcircuits
in circuit simulation. It also contrasts the performance of extended subcircuits with
compact Verilog-A macromodels (Brinson and Jahn 2009). A number of example
subcircuit and Verilog-A macromodels are described in the text. These are based
on a well known active lter circuit. Extended subcircuit performance testing was
undertaken using the GNU General Public Licence (GPL) Qucs (Quite universal
circuit simulator) package (Margraf et al. 2003). The reported simulation data il-
lustrates the power of the proposed combined circuit design/subcircuit simulation
strategy.
2. Adding design procedures to subcircuits
Subcircuits are important circuit simulator building blocks. They allow a group of
components to be combined as an identiable and reusable entity. Unfortunately,
both the SPICE 2g6 and 3f5 simulators, and indeed more recent simulators devel-
oped from the SPICE code (Nenzi 2005), do not directly support subcircuit pa-
rameters but require a preprocessor to convert a modied form of the conventional
SPICE netlist to either the 2g6 format or the 3f5 format, prior to simulation. The
ability to pass parameters to a subcircuit is important because it allows subcircuit
component values to be calculated from external data. This process presupposes
that a circuit simulator includes software code that can evaluate algebraic equa-
tions to give the numerical values of components. Often such implemented code
is limited to determining variable values embedded as single line expressions as-
sociated with individual components. This is an unwanted limitation, making it
dicult to develop universal subcircuits where a common template, with dierent
parameter lists, is used to generate subcircuits that have identical internal circuits
but dierent component values. A second and equally important limitation results
from the fact that without a facility to evaluate sets of algebraic equations (that
include constants, variables, mathematical operators and functions plus calcula-
tion ow control statements) it is dicult, if not impossible, to embed and action
circuit design procedures within a subcircuit. Design procedures normally require
a number of calculations to be performed sequentially, operating on the subcircuit
parameters as a starting point. Each of the individual design stages may require
the calculation of intermediate variables, the use of constant terms, and the evalu-
ation of a range of scientic functions linked together via mathematical operators.
The Qucs circuit simulator has an advanced modelling feature, called an Equation
block (Jahn and Brinson 2008) that allows multi-line mathematical expressions
to be added to any hierarchical level of a circuit being simulated. More than one
Qucs Equation block per hierarchical level is allowed. Prior to simulation all Qucs
Equation blocks at a given hierarchy are combined to form one master block. This
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Figure 1. Qucs subcircuit symbol and parameter listing for the Boyle A741 macromodel.
has two consequences: rstly the order when entering equations in a Qucs Equation
block becomes unimportant and secondly an error is agged if more than one equa-
tion for calculating a specic variable occurs in a set of equations. Qucs Equation
block variables remain xed in value throughout simulation and as a result cannot
be functions of circuit quantities such as node voltages or component currents.
Qucs Equation blocks are evaluated prior to the start of circuit simulation and
again following completion of a simulation sequence. During the rst evaluation
only those equations which are not functions of circuit output data variables are
determined. Any missing data is reported as an error and simulation is halted to
allow omissions to be corrected. The previously described process for determining
subcircuit component values allows a complete circuit design procedure to be per-
formed before the start of a simulation sequence. One result of this addition to
subcircuit functionality is that it allows universal macromodels of integrated cir-
cuits to be constructed. Consider the example shown in Figure 1 and Figure 2. This
illustrates the original version of the well known Boyle macromodel for a general
purpose operational amplier (Boyle, Pederson, Cohn, and Solomon 1974). Notice
that in the schematic diagram given in Figure 2 the majority of the component
values are written as algebraic names and not numerical values. Qucs Equation
block Eqn1 list the equations for calculating the Boyle macromodel component
values from the constants and temporary intermediate values given in Eqn1, and
the subcircuit parameters listed in Figure 1 and dened in Table 1. Hence, unlike
the conventional SPICE subcircuit the proposed extended subcircuit allows macro-
models of dierent operational ampliers to be generated simply by changing the
parameter list attached to the amplier symbol schematic.
3. Embedding design equations in top level circuit schematics
Qucs Equation blocks (or their equivalent) are crucial when adding circuit design
algorithms to computer aided circuit simulation software employing subcircuits.
This section and later sections of the text introduce a number of approaches for
embedding design procedures in Qucs simulation schematics. The techniques intro-
duced are not the only ones possible. Indeed, the exibility of the equation centred
technology provided by Qucs encourages experimentation on the part of the simu-
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Table 1. A741 Boyle operational amplier macromodel parameters.
Name Description Unit Default
is Transistor T1 leakage current A 8e-16
vos Input voltage oset V 7e-4
c2 Frequency compensation capacitor F 30e-12
pswrt Positive slew rate V  1 0.6e6
nswrt Negative slew rate V  1 0.5e6
ios Input oset current A 20e-9
ib Input bias current A 80e-9
r2 Internal gain resistor 
 100e3
gbp Dierential gain bandwidth product Hz 1e6
pm Phase margin Deg. 70
cmrr Common-mode rejection ratio 31622.8
avol Dierntial gain at DC 200e3
vsp Positive saturation output voltage V 14.2a
vsn Negative saturation output voltage V -13.5a
vcc Positive power-supply voltage V 15
vee Negative power-supply voltage V -15
iscp Positive short circuit output current A 25e-3
iscn Negative short circuit output current A 25e-3
pd Typical power dissipation W 59.4e-3
ro1 High frequency AC outout resistance 
 76.8
ro2 DC output resistance 
 498.2
a These values assume that vcc=15V and vee=-15V.
lator user. Illustrated in Figure 3 is the popular Delyiannis-Friend active band-pass
lter (Delyiannis 1968, Friend 1970). The basic component calculation equations
for this circuit are given by Equation (1).
f0 =
1
2    C pRp  R3 ; h0 = R32  R1 ; bw = 1  R3  C ; Q = f0bw = 1
2 
s
R3
Rp
(1)
Where, C1 = C2 = C, 1=Rp = 1=R1 + 1=R2, f0 is the lter centre frequency
in Hz, bw is the lter bandwidth in Hz, h0 is the magnitude of the lter voltage
gain, and Q is a quality factor. Choosing a suitable value for R3 allows values
for R1, R2 and C to be found from the transposed design equations given in Qucs
Equation block Eqn1. Qucs Equation block Eqn3 gives values for the required lter
attributes, while Eqn2 lists expressions for extracting the lter gain and phase as
functions of frequency. In Figure 3 the lter bandwidth bw is equated to variable
bandwidth and swept through a range of values. Similarly, Figure 4 shows a set of
typical two and three dimension simulation waveform plots. By combining design
calculations with simulation not only is it possible to determine component values,
and indeed observe the eects of component changes on circuit performance, but
it is also possible to generate useful design nomographs. The data given in Figure
5 makes possible the estimation of lter component values by a simple process of
interpolation, merging design with circuit simulation.
4. Embedding circuit design procedures in hierarchical subcircuits
The fundamental concepts previously outlined allow component values to be cal-
culated using algebraic equations and circuit parameters attached to a Qucs
schematic. In practice it is often more convenient to embed design algorithms within
the body of a subcircuit, ensuring that the details of a design process do not ob-
scure its use when constructing a top level Qucs circuit schematic. This approach
is similar to designating parts of the data and code within a C++ function as
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Figure 2. Qucs subcircuit schematic and Equation block listing (Eqn1) for the Boyle A741 macromodel.
private. Figure 6 shows a symbol for a band-pass lter subcircuit plus the body
of the subcircuit and a Qucs Equation block (Eqn1) which lists the lter design
algorithm. In this example the design algorithm consists of a set of equations for
calculating circuit normalised component values (with !0 = 2    f0 = 1) and for
calculating absolute scaled numerical values. The frequency and amplitude scaling
factorsKf andKm determine the actual numerical values of the subcircuit compo-
nents based on parameter data for the lter centre frequency f0, lter bandwidth
bw and a numerical value for capacitor C. Although the band-pass lter subcircuit
only requires three input parameters it can be used to accurately model lters over
the frequency band where the A741 operational amplier operates satisfactorily.
The ability of a subcircuit model to adapt its component values in response to
design parameters fed to the embedded design algorithm illustrates the power of
the proposed subcircuit design extension. Figure 7 shows a band-pass lter test ex-
ample that demonstrates how the lter changes its voltage transfer characteristics
as the lter centre frequency is swept through a series of values. The voltage gain
waveform given in Figure 7 also clearly shows the eect of the A741 limited gain
bandwidth product (gbp=1e6 Hz) on the simulated voltage transfer characteristic
at f0: as the lter centre frequency increases the simulated value of f0 becomes
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Figure 3. Delyiannis-Friend active band-pass lter circuit
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Figure 4. Band-pass lter gain and phase plots.
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Figure 5. Delyiannis-Friend active band-pass lter design nomographs.
increasingly lower than the theoretical value; making gbp innite eliminates this
error.
5. Embedding circuit design procedures in Verilog-A compact macromodels
Undoubtedly three of the reasons why the Verilog-A hardware description language
(Accellera 2004) has become so popular among compact model developers is rstly
the inherent power oered by the language, secondly its simplicity, and thirdly its
exibility when writing model code. Like Qucs subcircuits it is possible to extend
Verilog-A compact macromodels to include embedded circuit design algorithms.
In many respects the procedure for adding design algorithms to Verilog-A mod-
els is very similar to that proposed for the Qucs extended subcircuits. However,
compact macromodelling using Verilog-A tools, for example the Advanced Device
Model Synthesiser (ADMS) (Lemaitre and Gu 2006, Lamaitre and Gu 2009), oers
a number of additional features which are not yet implemented with Qucs Equation
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lter subcircuit macromodel with embedded design algorithm: symbol and body of
macromodel.
November 13, 2010 14:50 International Journal of Electronics IJE_MEB_16November_2010
8 M.E. Brinson & H. Nabijou
V1
U=1 V
f=100Hz BPF1
f0=f0
bw=100
C=1e-8
Parameter
sweep
SW1
Sim=AC1
Type=lin
Param=f0
Start=1k
Stop=2k
Points=6
dc simulation
DC1
ac simulation
AC1
Type=lin
Start=800Hz
Stop=2200Hz
Points=181
Equation
Eqn2
gain=PlotVs(dB(Vout.v), f0,acfrequency)
phase=PlotVs(phase(Vout.v), f0,acfrequency)
Rload
R=47k
Vin Vout
800 1e3 1.2e3 1.4e3 1.6e3 1.8e3 2e3 2.2e3
-30
-20
-10
0
Frequency (Hz)
V
o
lt
a
g
e
 g
a
in
 (
d
B
)
800 1e3 1.2e3 1.4e3 1.6e3 1.8e3 2e3 2.2e3
-200
-100
0
100
200
Frequency (Hz)
P
h
a
s
e
 s
h
if
t 
(D
e
g
re
e
s
)
Figure 7. Sub circuit band-pass lter test circuit with gain and phase simulation waveforms.
blocks. This part of the paper describes how circuit design algorithms can be em-
bedded in Verilog-A analog modules, highlighting the Verilog-A hardware descrip-
tion language features that make Verilog-A compact macromodels more powerful
than Qucs extended subcircuits. Verilog-A code for the Delyiannis-Friend band-
pass lter is listed in Table 2. In the lter example the Verilog-A code comprises
a fundamental analog module with four major internal sections: (1) denition of
internal node and branch names (listed in code lines [6[ to [9], (2) the denition of
model parameter values (listed in code lines [10] to [15]), (3) code actioned prior
to circuit simulation (listed in lines [18] to [21]), and (4) circuit current contri-
butions which are evaluated each time the Verilog-A analogue module is called
during simulation (listed in lines [23] to [27]). The Verilog-A @(initial model)
statement performs a function similar to Qucs Equation blocks because it allows
circuit design algorithms to be embedded within the Verilog-A module code. The
@(initial model) statement is computationally ecient in that it is only evaluated
once at the start of a simulation sequence. Traditionally, this statement has in the
past been used to calculate the value of algebraic expressions which result in vari-
ables and component values that are constant during simulation. It also oers the
compact modeller the opportunity to develop design algorithms that include itera-
tive equation solutions which depend on for-loop, case and repeat-while Verilog-A
statements. If-then-else statements are also allowed. The addition of a range of pro-
gramming control statements to Verilog-A design routines signicantly increases
the power of compact modelling. At this stage in its development Qucs only allows
the single line form of the if-then-else statement in an Equation block. Looping
style statements are not implemented. As a result the Qucs circuit simulator pro-
vides modellers with a sophisticated subcircuit modelling medium but one which
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Figure 8. Verilog-A macromodel band-pass lter test circuit with gain and phase simulation waveforms
is slightly less powerful than, but compatible with, the Verilog-A modelling route.
Figure 8 presents the same circuit as the one used to test the subcircuit Delyiannis-
Friend active band-pass lter. Although the test circuits shown in Figures 7 and 8
are identical the Verilog-A macromodel and extended subcircuit models are slightly
dierent. The test procedures are also slightly dierent. In the Verilog-A model the
Boyle A741 operational amplier model has been replaced by a simple single pole
amplier model with an open loop voltage gain aol (value = 200e3) and gain band-
width product gbp (value = 1e6 Hz), giving a similar open loop voltage transfer
characteristic to the Boyle model but with simpler Verilog-A code. In Figure 8
both the lter centre frequency f0 and the ampler gbp are changed by the Qucs
parameter sweep operations. This technique adds a new approach to circuit simu-
lation in that by changing lter specication parameter f0 the lter components
are recalculated to give essentially a dierent lter. In contrast to changes in f0,
changes in gbp allow the eects this amplier parameter has on each of the lter
designs, to be investigated. The waveforms illustrated in Figure 8 clearly show that
at f0 = 1000Hz changing gbp from 1MHz to 10MHz has little impact on the lter
characteristics. However, the reverse is true when f0 = 2000Hz where low values of
gbp indicate that the simulated value of f0 is lower than the expected theoretical
value. This is in agreement with the subcircuit results discussed in section 5.
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Table 2. Delyiannis-Friend active band-pass lter Verilog-A analog module code (excluding noise contributions). Code
line numbers are listed on left hand-side enclosed in [ ] brackets.
[1] `include "disciplines.vams"
[2] `include "constants.vams"
[3] module DF BP lter(PIN, POUT);
[4] inout PIN,POUT;
[5] electrical PIN,POUT;
[6] electrical n1, n2, n3;
[7] branch (n1) b n1; branch (n2) b n2; branch (n3) b n3; branch (PIN,n1) b PIN n1;
[8] branch (POUT,n2) b POUT n2; branch (n1,POUT) b n1 POUT; branch (n1,n2) b n1 n2;
[9] branch (POUT) b POUT;
[10] `dene attr(txt) (*txt*)
[1] parameter real f0=1000.0 from [1e-20 : inf] `attr(info="lter centre frequency" unit="Hz");
[12] parameter real bw=100.0 from [1e-20 : inf] `attr(info="lter bandwidth" unit="Hz");
[13] parameter real C=1e-8 from [1e-20 : inf] `attr(info="frequency determining capacitance" unit="F");
[14] parameter real aol=200e3 from [1 : inf] `attr(info="amplier DC open loop gain");
[15] parameter real gbp=1e6 from [1 : inf] `attr(info="amplier gain bandwidth product" unit="Hz");
[16] real Qf, CD, R1D, R2D, R3D, Kf, Km, r1, r2, r3, cp1;
[17] analog begin
[18] @(initial model) begin
[19] Qf=f0/bw; CD=1/(2*Qf); R1D=2*Qf*Qf; R2D=R1D/(R1D-1); R3D=2*R1D; Kf=2*`M PI*f0;
[20] Km=(CD/C)/Kf; r1=Km*R1D; r2=Km*R2D; r3=Km*R3D; cp1 = 1/(2*`M PI*gbp);
[21] end
[22] // Current contributions
[23] I(b PIN n1) < + V(b PIN n1)/r1; I(b n1) < + V(b n1)/r2; I(b POUT n2) <+ V(b POUT n2)/r3;
[24] I(b n1 POUT) < + ddt(C*V(b n1 POUT)); I(b n1 n2) < + ddt(C*V(b n1 n2));
[25] // Single pole operational amplier with open loop voltage transfer function similar to Boyle model
[26] I(b n3) < + V(b n2); I(b n3) < + V(b n3)/aol; I(b n3) < + ddt(cp1*V(b n3));
[27] I(b POUT) < + -V(b n3); I(b POUT) < + V(b POUT);
[28] end
[29] endmodule
6. Extracting design information and component values from extended
subcircuits and compact Verilog-A macromodels
Conventional subcircuits interface with external components and other subcircuits
via a set of nodes which are visible to both the external circuitry and the internal
body of a subcircuit. These nodes correspond to the pins connected to a subcir-
cuit, allowing current and voltage signals to be applied to or read from a subcircuit.
When debugging the operation of a standard subcircuit extra pins are often added
to the interface pin list to allow subcircuit internal signals to be made available
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Table 3. Example Verilog-A code for component and equation data extraction bus network: Output bus
variables are in Volts with PVn = component bus pin number n and PEn = equation bus pin number n.
branch (PV1) b PV1; branch (PV2) b PV2; branch (PE1) b PE1;
branch (PE2) b PE2; branch (PE3) b PE3; branch (PE4) b PE4;
branch (A) b A;
I(b PV1) < + -V(b A)*r1; I(b PV1) < + V(b PV1); // Component r1
I(b PV2) < + -V(b A)*r2; I(b PV2) < + V(b PV2); // Component r2
I(b PE1) < + -V(b A)*Q; I(b PE1) < + V(b PE1); // Equation Q
I(b PE2) < + -V(b A)*CD; I(b PE2) < + V(b PE2); // Equation CD
I(b PE3) < + -V(b A)*Kf; I(b PE3) < + V(b PE3); // Equation Kf
I(b PE4) < + -V(b A)*Km; I(b PE4) < + V(b PE4); // Equation Km
for external diagnostic testing. Expanded subcircuits not only allow design proce-
dures to be embedded within the body of a subcircuit but by using the improved
equation handling capabilities of Qucs Equation blocks they naturally promote
the development of more advanced diagnostic tools. Such tools allow component
values and equation data to be extracted post circuit design, providing the data
needed to generate circuit design nomographs or lists of component values. Figure
9 illustrates an example set of component and design algorithm values extracted
using two electrical buses (in Figure 9 long dashes represent the component bus and
dots represent the equation bus) driven from a data collection network attached
to the Delyiannis-Friend band-pass subcircuit model, see Figure 10. This network
consists of a number of voltage controlled current sources with their gain factors
set to component or equation values. Filter input signals, at the node labelled A,
are scaled to give the required bus output node and parameter values expressed
in volts. For transient simulation add an appropriate signal source at the circuit
input. Extraction of component and equation data from a subcircuit is only pos-
sible using the network illustrated in Figure 10 provided a circuit simulator allows
the gm values of the voltage controlled current sources to be algebraic variables
rather than xed numerical values. The structure of the data extraction network
was chosen to allow simple generation of the equivalent Verilog-A code. Table 3
list the Verilog-A code for extracting the example band-pass lter component and
equation values. Merging this code with the Verilog-A model code listed in Table
2 generates a compact macromodel with a similar function to the Qucs extended
subcircuit illustrated in Figure 10.
7. Conclusions
It is over twenty years since subcircuits were rst used in circuit simulation as a
means for partitioning parts of an electronic system into identiable and reusable
units. Throughout this period the basic structure of the subcircuit has remained es-
sentially the same. However, recent generations of circuit simulators have employed
pre-simulation processing software for passing parameters to subcircuits and for the
calculation of internal component values. In the past the fact that subcircuit com-
ponent values could, in general, only be dened as numerical values largely limited
the use of circuit design algorithms within a subcircuit to minor design tasks. This
paper proposes the embedding of equation-dened circuit design algorithms within
a subcircuit for circuit design purposes prior to circuit simulation. This approach is
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Figure 9. Subcircuit band-pass lter test circuit with component and design equation data extracted and
plotted as two dimensional graphs.
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Figure 10. Body of a Qucs extended subcircuit for the Delyiannis-Friend active band-pass lter with
component and design equation data extraction buses added.
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only possible with circuit simulators that allow the evaluation of blocks of algebraic
equations attached to the body of a subcircuit or allow the development of compact
Verilog-A macromodels. In the latter case computationally ecient models are pos-
sible by embedding design algorithms within the Verilog-A @(initial model) block
statement. Conventional subcircuits are normally limited in their ability to pass
data from and to their internal circuit, for example passing component values is
dicult. By adding a small diagnostic electrical network to the proposed extended
subcircuit, or to a compact Verilog-A macromodel, it becomes possible to pass
component and equation data from inside a subcircuit to the outside world. This
adds a new and important function to subcircuits which allows the construction of
useful circuit design nomographs and advanced data extraction/performance diag-
nostic tools. The proposed extended design/simulation subcircuit reported in this
paper demonstrate the progress that is being made in the development of GPL
circuit simulators and their modelling capabilities.
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